github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-29 05:16:49 +00:00
Code Issues Releases Wiki Activity
Files
3df0d04a7b7ac01e94d3e2fcf376b8ab4f7de90e
YosysHQ.yosys/techlibs/intel/synth_intel.cc
Clifford Wolf 9ac560f5d3 Add "dffinit -highlow" and fix synth_intel 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-01-09 18:42:19 +01:00

8.3 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink