github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 03:46:21 +00:00
Code Issues Releases Wiki Activity
Files
3e9e6e1c226eade37f6ee3afc6aabecf3abc8d2e
YosysHQ.yosys/techlibs/xilinx/cells_sim.v
Clifford Wolf 853e949c0e Disabled (unused) Xilinx tristate buffers
2015-02-04 16:33:59 +01:00

5.1 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink