1
0
mirror of synced 2026-02-20 06:35:10 +00:00
Files
YosysHQ.yosys/tests/verilog/block_end_label_wrong.ys
Zachary Snow f2c2d73f36 sv: fix up end label checking
- disallow [gen]blocks with an end label but not begin label
- check validity of module end label
- fix memory leak of package name and end label
- fix memory leak of module end label
2021-06-16 21:48:05 -04:00

232 B