github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 23:27:07 +00:00
Code Issues Releases Wiki Activity
Files
3fb32540ea3febc43fce25abcd04f42e7e1ec234
YosysHQ.yosys/techlibs/ice40/cells_sim.v
Claire Xenia Wolf fe9689c136 Fixed Verific parser error in ice40 cell library 
non-net output port 'Q' cannot be initialized at declaration in SystemVerilog mode
2021-10-19 12:33:18 +02:00

150 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink