github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-25 16:41:06 +00:00
Code Issues Releases Wiki Activity
Files
42720ef6fefdf7645db47b97cd914008d68b00a9
YosysHQ.yosys/techlibs/ice40/cells_map.v
Tim 'mithro' Ansell d6bdefd2e9 Improving vpr output support. 
* Support output BLIF for Xilinx architectures.
 * Support using .names in BLIF for Xilinx architectures.
 * Use the same `NO_LUT` define in both `synth_ice40` and
  `synth_xilinx`.
2018-04-18 16:55:12 -07:00

3.3 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink