YosysHQ.yosys/kernel/rtlil.cc at 445208086121ea343bdb80a9998637361c841bea - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-02-20 06:35:10 +00:00

Files

Zachary Snow d6d5c2ef34 rtlil: add const accessors for modules, wires, and cells

2021-03-25 10:44:08 -04:00

128 KiB

Raw Blame History

View Raw