github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-10 18:39:50 +00:00
Code Issues Releases Wiki Activity
Files
45e96d5d870ebe86802cd45fa76e2ff81dbf6b8c
YosysHQ.yosys/tests/arch/intel_alm
History
Dan Ravensloft a2fb84fd0c intel_alm: direct M10K instantiation 
This reverts commit a3a90f6377.
2020-07-27 15:39:06 +02:00
..
.gitignore
Add missing .gitignore file
2020-06-04 22:25:47 +02:00
add_sub.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
adffs.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
blockram.ys
intel_alm: direct M10K instantiation
2020-07-27 15:39:06 +02:00
counter.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
dffs.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
fsm.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
logic.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
lutram.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
mul.ys
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
mux.ys
intel_alm: increase abc9 -W
2020-07-26 23:56:54 +02:00
quartus_ice.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
run-test.sh
synth_intel_alm: alternative synthesis for Intel FPGAs
2020-04-15 11:40:41 +02:00
shifter.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
tribuf.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00