github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 20:02:10 +00:00
Code Issues Releases Wiki Activity
Files
4ae7f3a8edded54c33a92b02659167c8a6af2522
YosysHQ.yosys/techlibs/intel/max10/cells_sim.v
Larry Doolittle 50bcd9a728 Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00

9.3 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink