github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 06:40:15 +00:00
Code Issues Releases Wiki Activity
Files
4f4e70876f06738fa7dda24e01ac296fe318264a
YosysHQ.yosys/techlibs/xilinx/xc2v_brams_map.v
Marcin Kościelnicki 30854b9c7f xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
2020-02-07 01:00:29 +01:00

5.7 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink