github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 15:37:11 +00:00
Code Issues Releases Wiki Activity
Files
5cdcd6ec7949c856de39d032f68ba8ddd0ee9fb3
YosysHQ.yosys/passes/memory/memory_collect.cc
David Shah 7ff5d6d30a memory_collect: Copy attr from RTLIL::Memory to cell 
Signed-off-by: David Shah <dave@ds0.me>
2019-11-18 13:58:03 +00:00

8.9 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink