github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-18 21:56:48 +00:00
Code Issues Releases Wiki Activity
Files
5cdcd6ec7949c856de39d032f68ba8ddd0ee9fb3
YosysHQ.yosys/techlibs/intel/max10/cells_sim.v
Larry Doolittle 50bcd9a728 Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00

9.3 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink