github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-15 20:46:01 +00:00
Code Issues Releases Wiki Activity
Files
5cdcd6ec7949c856de39d032f68ba8ddd0ee9fb3
YosysHQ.yosys/techlibs/xilinx/cells_sim.v
Eddie Hung 7b543fdb0c xilinx: consider DSP48E1.ADREG
2020-03-04 12:04:02 -08:00

149 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink