github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 15:17:27 +00:00
Code Issues Releases Wiki Activity
Files
5d29a9f633233e65caf330451bdbb13c620f29b8
YosysHQ.yosys/kernel/rtlil.cc
whitequark 3bffd09d64 Merge pull request #2006 from jersey99/signed-in-rtlil-wire 
Preserve 'signed'-ness of a verilog wire through RTLIL
2020-06-04 11:23:06 +00:00

114 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink