github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 23:27:07 +00:00
Code Issues Releases Wiki Activity
Files
5d93dcce862d281f0df495eeee755cd4bfca342d
YosysHQ.yosys/techlibs/xilinx/Makefile.inc
Clifford Wolf 6991c132b5 Add Xilinx RAM64X1D and RAM128X1D simulation models
2018-03-07 17:31:48 +01:00

1.7 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink