github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 06:40:15 +00:00
Code Issues Releases Wiki Activity
Files
6068b8902f1e182a404423cdf686643719bbfdd7
YosysHQ.yosys/techlibs/simlib.v
Clifford Wolf ad9bbcbf40 Added $lut cells and abc lut mapping support
2013-07-23 16:19:34 +02:00

18 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink