YosysHQ.yosys/passes at 60f047f13606554cf800603580fd464d5764a174 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-02-13 03:34:00 +00:00

Files

History

whitequark 60f047f136 memory_bram: add attr_icase option.

Some vendor toolchains use case insensitive matching for values of
attributes that control BRAM inference.

2020-02-06 14:58:20 +00:00

..

redirect fuser stderr to /dev/null

2020-01-28 10:02:41 +01:00

xilinx: Add xilinx_dffopt pass (#1557 )

2019-12-18 13:43:43 +01:00

fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.

2020-01-14 22:49:20 +01:00

sv: Improve handling of wildcard port connections

2020-02-02 16:12:33 +00:00

memory_bram: add attr_icase option.

2020-02-06 14:58:20 +00:00

Merge pull request #1576 from YosysHQ/eddie/opt_merge_init

2020-02-05 14:56:26 -08:00

Merge pull request #1657 from YosysHQ/dave/xilinx-dsp-multonly

2020-02-02 14:53:32 +00:00

proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage

2019-11-21 20:46:41 +00:00

Merge pull request #1638 from YosysHQ/eddie/fix1631

2020-02-05 19:31:18 +01:00

abc9_ops: -reintegrate to use derived_type for box_ports

2020-02-05 14:46:48 -08:00

Document (* gentb_skip *) attr for test_autotb

2019-09-18 12:41:35 -07:00