github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-13 03:34:00 +00:00
Code Issues Releases Wiki Activity
Files
6282c1f27d28a4ba700dfd0db22d5745b094e2ad
YosysHQ.yosys/passes/memory/memory_map.cc
Jannis Harder a2f9ebe43a memory_map: Add -formal option 
This maps memories for a global clock based formal verification flow.
This implies -keepdc, uses $ff cells for ROMs and sets hdlname
attributes.
2022-08-16 13:37:30 +02:00

16 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink