github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-26 08:54:54 +00:00
Code Issues Releases Wiki Activity
Files
65e70faecbbdacdfccee30084c0e7605a0d48c19
YosysHQ.yosys/techlibs/intel/max10/cells_sim.v
Richard Herveille 2893938355 Removed SystemVerilog module end label
2024-03-19 01:31:36 +01:00

11 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink