github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-29 13:23:49 +00:00
Code Issues Releases Wiki Activity
Files
67b78ea4fbb8b7d2fc36bb66e4e51e0e5c8d7d9a
YosysHQ.yosys/techlibs/intel/max10/cells_sim.v
Larry Doolittle 50bcd9a728 Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00

9.3 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink