1
0
mirror of synced 2026-05-20 20:52:52 +00:00
Files
YosysHQ.yosys/tests
Krystine Sherwin d7248303c6 analogdevices: Extra tests
`mem_gen.py` based on quicklogic tests.
Remove BUFG from `lutram.ys`.
Extra `sync_ram_sp` models in `arch/common/blockram.v`.
Add analogdevices to main makefile tests.
Not all the other tests are passing, but that's fine for now.
2025-11-12 22:44:12 +00:00
..
2025-11-12 22:44:12 +00:00
2025-10-26 02:21:40 +03:00
2025-11-07 17:45:07 +13:00