github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 07:27:46 +00:00
Code Issues Releases Wiki Activity
Files
83fc5cc28b60367a8cd16fb3d7eddb26db304513
YosysHQ.yosys/techlibs/xilinx/cells_sim.v
Marcelina Kościelnicka cd6f0732f3 xilinx: Add FDRSE_1, FDCPE_1.
2021-01-27 00:32:00 +01:00

157 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink