github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-29 05:16:49 +00:00
Code Issues Releases Wiki Activity
Files
8a1d6ccf0c1b0c7e84cd160dd2572eabebcd67cc
YosysHQ.yosys/passes/techmap/dffinit.cc
Clifford Wolf 9ac560f5d3 Add "dffinit -highlow" and fix synth_intel 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-01-09 18:42:19 +01:00

5.0 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink