github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-21 07:05:05 +00:00
Code Issues Releases Wiki Activity
Files
8e331b7795c05599784bf60cecbbb487c3f00a45
YosysHQ.yosys/tests/verilog/include_self.ys
Zachary Snow 1ec5994100 verilog: fix handling of nested ifdef directives 
- track depth so we know whether to consider higher-level elsifs
- error on unmatched endif/elsif/else
2021-03-01 12:28:33 -05:00

57 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink