github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 15:45:07 +00:00
Code Issues Releases Wiki Activity
Files
8f2bdff7b9f948141dfb00a337f9c2acec6b118e
YosysHQ.yosys/techlibs/efinix/cells_sim.v
Miodrag Milanovic 8badd4d812 better handling of lut and begin/end add
2019-09-18 17:45:07 +02:00

5.2 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink