github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 20:02:10 +00:00
Code Issues Releases Wiki Activity
Files
908ce3fdcefd095a3cb9928feb9d7dcf314d96bb
YosysHQ.yosys/frontends/verilog/preproc.cc
Clifford Wolf f0db8ffdbc Add support for `resetall compiler directive
2017-04-26 16:09:41 +02:00

12 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink