github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 14:31:37 +00:00
Code Issues Releases Wiki Activity
Files
961eaa0077d4fe804ee63147752b9f2697d8b683
YosysHQ.yosys/techlibs/common/simlib.v
Clifford Wolf 5998c101a4 Added $sr, $dffsr and $dlatch cell types
2013-10-18 11:56:16 +02:00

19 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink