Marcin Kościelnicki aff6ad1ce0 xilinx: Improve flip-flop handling. ...

This adds support for infering more kinds of flip-flops:

- FFs with async set/reset and clock enable
- FFs with sync set/reset
- FFs with sync set/reset and clock enable

Some passes have been moved (and some added) in order for dff2dffs to
work correctly.

This gives us complete coverage of Virtex 6+ and Spartan 6 flip-flop
capabilities (though not latch capabilities).  Older FPGAs also support
having both a set and a reset input, which will be handled at a later
data.

2019-12-18 13:43:43 +01:00

10 KiB

Raw Blame History

View Raw