1
0
mirror of synced 2026-01-12 00:42:47 +00:00
YosysHQ.yosys/tests/proc/bug5572.ys
2026-01-07 13:21:33 +13:00

20 lines
259 B
Plaintext

read_rtlil << EOT
attribute \top 1
module \top
wire width 1 \sig
wire width 1 \val
process $2
switch \sig [0]
case 1'0
case 1'1
case
assign \val [0] 1'1
end
end
end
EOT
proc_rmdead
proc_clean
select -assert-none p:*