Miodrag Milanovic a2e1fbcfc6 Enabled realmath that was disabled for some reason

2026-04-16 11:00:44 +02:00

..

aiger

Cleanup for abcopt-tests

2026-04-16 11:00:44 +02:00

alumacc

…

arch

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

arith_tree

Rename csa_tree to arith_tree.

2026-04-13 12:48:05 +02:00

asicworld

…

bind

…

blif

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

bram

…

bugpoint

…

cxxrtl

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

errors

…

fmt

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

fsm

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

functional

Add test

2026-01-06 16:19:04 -08:00

hana

…

liberty

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

lut

…

memfile

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

memlib

…

memories

…

opt

Add test that connects a wire with init to a constant

2026-03-06 02:20:08 +00:00

opt_share

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

peepopt

…

proc

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

pyosys

Fix tests due to ABC improvements

2026-03-30 15:23:27 +01:00

realmath

Enabled realmath that was disabled for some reason

2026-04-16 11:00:44 +02:00

rpc

…

rtlil

…

sat

…

sdc

…

select

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

share

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

sim

Do not write to console for makefile-tests

2026-04-16 11:00:44 +02:00

simple

…

simple_abc9

…

smv

…

sva

…

svinterfaces

Clean some seed-tests outputs

2026-04-16 11:00:44 +02:00

svtypes

ast: Add support for array-to-array assignment

2026-03-04 21:34:40 -08:00

techmap

Merge pull request #5655 from YosysHQ/emil/dffsr-sr-priority-undef

2026-04-08 14:22:34 +00:00

tools

Fix deprecation warning

2026-04-16 11:00:44 +02:00

unit

rtlil: add remove2 unit test

2026-03-18 23:33:35 +01:00

various

Ignore some generated files

2026-04-16 11:00:44 +02:00

verific

tests/verific: ensure mixed -f requires VHDL unit

2026-01-28 22:46:10 -08:00

verilog

support automatic lifetime qualifier on procedural variables

2026-02-27 20:42:52 +03:00

vloghtb

…

xprop

…

.gitignore

…

common-env.sh

…

gen-tests-makefile.sh

Do not write to console for makefile-tests

2026-04-16 11:00:44 +02:00

Makefile

Enabled realmath that was disabled for some reason

2026-04-16 11:00:44 +02:00

pass-fuzzing.md

Add AFL++ Grammar-Generator grammar for RTLIL fuzzing, and instructions for how to use it.

2025-12-22 21:56:26 +00:00