Krystine Sherwin 064723a1cc example_synth: tidying ...

Adds note on `+/`.
Clarifies that we can't entirely skip loading `cells_sim.v`, and then mentions it again later once we need it.
More on final steps (and synthesis outputs).

2024-01-13 15:46:00 +13:00

28 KiB

Raw Blame History

View Raw