github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 23:47:15 +00:00
Code Issues Releases Wiki Activity
Files
a48b5bfaa5c55bfe4e5ff859b453ee00a1dd68c6
YosysHQ.yosys/techlibs/anlogic/cells_sim.v
Miodrag Milanovic 0de328da8f Fixed Anlogic simulation model
2019-01-25 19:25:25 +01:00

1.6 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink