github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-22 10:41:43 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/tests
History
Lofty a3a90f6377 Revert "intel_alm: direct M10K instantiation" 
This reverts commit 09ecb9b2cf3ab76841d30712bf70dafc6d47ef67.
2020-07-13 18:05:38 +02:00
..
aiger
tests: aiger test for wire->start_offset != 0
2020-05-02 10:00:32 -07:00
arch
Revert "intel_alm: direct M10K instantiation"
2020-07-13 18:05:38 +02:00
asicworld
…
bram
…
errors
…
fsm
tests: fsm to use a randomly-generated seed
2020-04-24 14:31:33 -07:00
hana
…
liberty
dfflibmap: Refactor to use dfflegalize internally.
2020-07-09 18:51:03 +02:00
lut
…
memfile
Added 'set -e' into tests/memfile/run-test.sh
2020-02-06 10:45:40 -03:00
memories
…
opt
opt_expr: Fix crash on $mul optimization with more zeros removed than Y has.
2020-07-05 06:31:58 +02:00
opt_share
…
proc
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
realmath
…
rpc
rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors
2020-03-06 15:29:01 +01:00
sat
Merge pull request #1638 from YosysHQ/eddie/fix1631
2020-02-05 19:31:18 +01:00
select
Merge pull request #1949 from YosysHQ/eddie/select_blackbox
2020-04-22 15:35:05 -07:00
share
…
simple
Expand tests/simple/constmuldivmod.v
2020-05-28 22:59:04 +02:00
simple_abc9
abc9: test to use box file instead of auto
2020-05-14 10:33:56 -07:00
smv
…
sva
…
svinterfaces
…
svtypes
static cast: add tests
2020-06-19 17:40:38 -07:00
techmap
dfflibmap: Refactor to use dfflegalize internally.
2020-07-09 18:51:03 +02:00
tools
…
unit
…
various
Revert PRs #2203 and #2244.
2020-07-09 19:36:32 +00:00
verilog
Merge pull request #2080 from YosysHQ/eddie/fix_test_warnings
2020-06-03 08:37:07 -07:00
vloghtb
…