github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 23:00:15 +00:00
Code Issues Releases Wiki Activity
Files
a6776ee35ee5404ca7d5b63fd2daccc46354112c
YosysHQ.yosys/techlibs/intel/cycloneiv/cells_sim.v
Larry Doolittle 50bcd9a728 Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00

9.5 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink