github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-17 13:26:56 +00:00
Code Issues Releases Wiki Activity
Files
a78eb9e151cbb1a85b76daf52ed13aebb583ee51
YosysHQ.yosys/techlibs/common/simlib.v
Jannis Harder 1251e92e3a Add $input_port and $connect cell types
2025-09-17 13:56:46 +02:00

76 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink