github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 20:02:10 +00:00
Code Issues Releases Wiki Activity
Files
ab11f2aa701f4ff7a8df98d2a4158ea1f661a205
YosysHQ.yosys/techlibs/xilinx/cells_sim.v
Clifford Wolf 853e949c0e Disabled (unused) Xilinx tristate buffers
2015-02-04 16:33:59 +01:00

5.1 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink