YosysHQ.yosys/kernel/rtlil.cc at acd9eeef7c85f1bd72f42d86bb634769556a04c6 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-05-01 22:17:38 +00:00

Files

Alberto Gonzalez f0afd65035 Closes #1717 . Add more precise Verilog source location information to AST and RTLIL nodes.

2020-02-23 07:22:26 +00:00

110 KiB

Raw Blame History

View Raw