github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 23:47:15 +00:00
Code Issues Releases Wiki Activity
Files
ad9bbcbf40451231178ccce67ab5aaff37da81da
YosysHQ.yosys/techlibs/simlib.v
Clifford Wolf ad9bbcbf40 Added $lut cells and abc lut mapping support
2013-07-23 16:19:34 +02:00

18 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink