github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 23:55:43 +00:00
Code Issues Releases Wiki Activity
Files
b16cdaab35050ca51a696b6c8e191ffb19946d0f
YosysHQ.yosys/techlibs/intel_alm/common/misc_sim.v
gatecat eb106732d9 intel_alm: Add global buffer insertion 
Signed-off-by: gatecat <gatecat@ds0.me>
2021-05-15 22:37:06 +01:00

562 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink