YosysHQ.yosys/kernel/rtlil.cc at b171a4c1bce1146c890f8238a723a277c8dc2efb - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-05-04 15:17:27 +00:00

Files

Clifford Wolf 73e0e13d2f Changed the $mem/$memwr WR_EN input to a per-data-bit enable signal

2014-07-16 11:38:02 +02:00

60 KiB

Raw Blame History

View Raw