github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 12:18:43 +00:00
Code Issues Releases Wiki Activity
Files
b454735bea6727f346fdbbc28f261b40d91c61ba
YosysHQ.yosys/frontends/verilog/Makefile.inc
Kaj Tuomi 48ddbe52fb Read bigger Verilog files. 
Hit parser limit with 3M gate design. This commit fix it.
2019-05-18 14:20:30 +03:00

891 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink