github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-06 08:44:43 +00:00
Code Issues Releases Wiki Activity
Files
b454735bea6727f346fdbbc28f261b40d91c61ba
YosysHQ.yosys/techlibs/intel/max10/cells_arith.v
Larry Doolittle 50bcd9a728 Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00

2.5 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink