github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-13 03:34:00 +00:00
Code Issues Releases Wiki Activity
Files
b454735bea6727f346fdbbc28f261b40d91c61ba
YosysHQ.yosys/techlibs/xilinx/cells_xtra.py
Marcin Kościelnicki 8b2c9f4518 xilinx: Add simulation models for remaining CLB primitives.
2019-12-19 18:04:04 +01:00

30 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink