This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-11 02:49:49 +00:00
Code
Issues
Releases
Wiki
Activity
Files
b454735bea6727f346fdbbc28f261b40d91c61ba
YosysHQ.yosys
/
tests
/
svinterfaces
/
svinterface_at_top_ref.v
Ruben Undheim
397dfccb30
Support for SystemVerilog interfaces as a port in the top level module + test case
2018-10-20 11:58:25 +02:00
3.8 KiB
Raw
Blame
History
View Raw
Reference in New Issue
View Git Blame
Copy Permalink