github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 07:51:45 +00:00
Code Issues Releases Wiki Activity
Files
b71f5bb908950b148fc70ef990c8e8df7321bcff
YosysHQ.yosys/kernel/sigtools.h
Robert O'Callahan 2654bd5355 Compute is_port in AbcPass without iterating through all cells and wires in the module every time we run ABC. 
This does not scale when we run ABC thousands of times in a single AbcPass.
2025-08-14 22:29:45 +00:00

10 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink