1
0
mirror of synced 2026-02-14 20:15:57 +00:00
Files
YosysHQ.yosys/backends/aiger/xaiger.cc
Benjamin Barzen 8611429237 ABC9: Cell Port Bug Patch (#3670)
* ABC9: RAMB36E1 Bug Patch

* Add simplified testcase

* Also fix xaiger writer for under-width output ports

* Remove old testcase

* Missing top-level input port

* Fix tabs

---------

Co-authored-by: Eddie Hung <eddie@fpgeh.com>
2023-04-22 16:24:36 -07:00

24 KiB