Zachary Snow e833c6a418 verilog: use derived module info to elaborate cell connections ...

- Attempt to lookup a derived module if it potentially contains a port
  connection with elaboration ambiguities
- Mark the cell if module has not yet been derived
- This can be extended to implement automatic hierarchical port
  connections in a future change

2021-10-25 18:25:50 -07:00

575 B

Raw Blame History

View Raw