github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-24 19:40:49 +00:00
Code Issues Releases Wiki Activity
Files
bc8a3a5b181de87d1c2215daff4fc01c80d792fa
YosysHQ.yosys/tests/verilog/struct_access.sv
Kamil Rakoczy 68c67c40ec Fix access to whole sub-structs (#3086) 
* Add support for accessing whole struct
* Update tests

Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
2022-02-14 14:34:20 +01:00

2.0 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink