1
0
mirror of synced 2026-05-02 14:31:37 +00:00
Files
YosysHQ.yosys/passes/memory/memory_collect.cc
whitequark 0c318e7db5 memory_collect: do not truncate 'x from \INIT.
The semantics of an RTLIL constant that has less bits than its
declared bit width is zero padding. Therefore, if the output of
memory_collect will be used for simulation, truncating 'x from
the end of \INIT will produce incorrect simulation results.
2018-12-21 02:01:27 +00:00

8.8 KiB