github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 23:27:07 +00:00
Code Issues Releases Wiki Activity
Files
bfc7164af7bf64cb2fe5d00e87bbfead841a4dc2
YosysHQ.yosys/tests/simple/run-test.sh
tux3 88f5977093 SystemVerilog support for implicit named port connections 
This is the `foo foo(.port1, .port2);` SystemVerilog syntax
introduced in IEEE1800-2005.
2019-06-06 18:07:49 +02:00

452 B
Executable File
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink