1
0
mirror of synced 2026-05-03 14:50:26 +00:00
Files
YosysHQ.yosys/kernel/rtlil.h
Ruben Undheim a8200a773f A few modifications after pull request comments
- Renamed Design::packages to Design::verilog_packages
- No need to include ast.h in rtlil.h
2016-06-18 14:23:38 +02:00

52 KiB